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ABSTRACT: A chip is presenled Ihat generates weighted random patterns, applies 
them to a circuit under test and evaluates the test responses. The generated test patterns 
correspond to multiple sets of weights. Test response evaluation is done by signature 
analysis. The chip can easily be connected to a micro computer and thus constitutes the 
key element of a low-cost test equipment. 
1. INTRODUCTION 
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Conventional test strategies using detenninistic test pattern generation and an automatic test equipment cause 
high costs and thus lead to severe problems. particularly for ASICs with meir moderate production volumes. As 
an alternative random pattern testing is very attractive. since lhe computation intensive automatic test pattern 
generation is eliminated. The expensive automatic test equipment can be avoided. if pattern generation. test 
response compression. and test conU'OI are implemented on the chip itself (built-in self-test) or moved to an 
exira chip specially designed for lhis purpose. An exira chip is orten more advantageous. as the design effon and 
the silicon area for a built-in self-test are saved. 
Such an approach for external random pattern generation was reported in [BaMc82) and [EiLi83]. A higher fault 
coverage is attainable if weighted patterns are used. In [WLEF89] a complex system for weighted random pattern 
testing is described. At mM it is used for lhe production test of LSSD logic chips. 
In this paper we present a chip that pecfonns the main tasks of an automatic test equipmenc 
• Pattern generation: Weighted random patterns corresponding 10 multiple sets of weights 
can be generated. 
• Test response compression: Signature analysis is performed. 
• Test control. 
The centraJ parameters have 10 be programmable in order to adapt them to a wide range of circuits under test 
(CUl). This makes the designed chip a Icey clement in building a low-cost test equipment. Our test system is 
for example intended 10 be used for testing chips of multichip projects designed by students. 
In section 2 we discuss the characteristic features and advantages of random pattern testing corresponding to 
multiple selS of weights. The proposed test configuration and the chip design are presented in section 3. 
Section 4 describes the application of lhe chip. Finally. section 5 concludes with a shon summary. 
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2. RANDOM PATTERN TEST CORRESPONDING TO MULTIPLE SETS OF 
WEIGHTS 
When random patterns are used. the expensive automatic test pattern generation is eliminated. Compared to a 
detenninistic test pattern set, random patterns can be generated faster, bot a greater number of pattems is 
required. On the other hand !.his increase in the test length improves the ability to detect non modeled faullS. To 
reduce the random teslienglh. weighted random patterns are applied. Here the probabilities of a logical "1M 
(weights) for each position of a pattern are optimized in order to gel a short test length. In [Wu88) it is shown 
that this can reduce LeSt lengths by orders of magnitude. Multiple sets of weights can shorten tcstlengths even 
more. To test the ISCAS'S5 benchmark circuit c880 [BrPH85] for example only 660 optimized random patterns 
are required rather than 370Cl0 patterns without optimization. Methods to detennine the weights for a given CUT 
are presented in [Wu8S]' [LBGG861. [Wu88J. and [WLEF89J. Thus all combinational circuits can be random-
tested and the time for the random test execution is comparable with the time for a deterministic leSt. Today the 
lest by weighted random patterns is widely accepted. In the foUowing we present a test configuration for the 
same test strategy. Instead of an expensive leSt equipment. however. we only need Iow-«>St hardware, an ASIC 
(lESTCHIP) and a personal computer. 
3. TESTCHIP 
3.1. CHIP ARCHITECTURE 
Figure I shows lhe test configuration. On one side TESTClDP is 
coupled with a personal computer (PC) or another micro computer. 
that supplies the user interface. initializes the test execution and 
evaluates the results. On lhe other side TESTCHIP is connected to 
the CUT. As it is usual for sequential circuits, the ClIT is provided 
wilh a scan pam. In the test mode the circuit is then partitioned 
into a combinational logic part and a set of storage elements 
configured into a shift register (SOl: serial data in, SOO: serial data 
out). TESTCHIP generates patterns for the primary inputs (PIs) 
and me scan pam of the CUT. It controls the test execution by 
means of a clock signal and a mode switching signal (test mode or 
normal mode). Finally TESTCHIP compresses the test responses 
from the primary outputs (POs) and the scan path of the CUT. 
A more detailed view of TESTClDP is presented in figure 2. It 
contains two completely separated pattern 
generators to guarantee that the pseudo-
random test pattems produced for the 
primary inputs and the scan path of the 
CUT are statistically independent. The 
patterns produced serially by pattern 
generator 2 are immediately shifted into 
the scan path. The patterns from pattern 
generalOr I are first shifted into an inlernal 
shift register of TESTCHIP (externally 
extensible) and then applied in paraJlel to 
the primary inputs. With independently 
programmable weights for each position 
this requires much less hardware than 
generating parallel patterns al once. In 
general this does not increase the test 
execution time, since the scan path has to 
be loaded serially anyway and in most 
cases the number of scan path elements is 
signals larger than the number of the primary 
Figure 2: Imernal structure of TESTCHIP inputs. 
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When !eSt patterns have been applied. the CUT is switched to nonnal mode and clocked once. Thus we get a !eSt 
response in the scan path. At the same time the results of the primary outputs are loaded imo the inl.emai shift 
register of TESTCHIP (the data for the primary inputs are not required any more at that time). Afterwards the 
cur is switched back 10 test mode. The conlents of the shift register and the scan path are tr:lnsfercd to the 2· 
input signature register. that compresses the test responses bit by bit. The implemented signature register uses a 
primitive feedback polynomial of degree 32. The probability of aliasing (Le. a faulty circuit leads to the same 
signature as the faultless circuit and lhus the rault cannot be detected) is 2.32 Cor long test lengths [WiDa87J. 
Simultaneously to signatwe analysis the next test patterns are gener.lted. When the test execution is completed, 
the control unit signals the test end. 
All the parameters, instructions and status infonnation are k.ept in registers. accessible to the micro computer. 
So 1E$TCHIP is programmable and the test execution QI1 be adapted to practically all CUTs with a scan path. 
TESTClDP can be used to test circuits with up to 127 primary inputs. 127 primary outputs and 511 SC3n path 
elements. 
Figure 3: TESTCHIP 
3.2. PATTERN GENERATORS 
Up to 4 sets of weights and leSt lengths from I to 
106 for each set are programmable. If the 
requirements of a cur exceed these features. several 
lESTCHIPs can be combined. The pattern generators 
and the signature analyzer can operate at a speed of 
2-107 bits/so 
lESTCHIP has been implemented using the standard 
cell design system VENUS (HONS86). Samples of 
the CMOS-chip. that contains about 64000 
transistors. have been produced and completely 
satisfy the specification. The chip photo (figure 3) 
shows the RAMs containing the sets of weights (the 
block in the middle of the lower half and the smaller 
block to the left of it). The large standard cell block 
above them is the control unil The three smaller 
standard cell blocks contain the LFSRs for pattern 
generation and signarure analysis. 
In the last few years. several hardware structures have been proposed that generate weighted pseudo.random 
patternS ([Wu87]. [WLEF89]. [BrGK89]). All of them are based on linear feedback shift registers (LFSRs). The 
LFSR is tapped at some stages and the pseucio-rnndom bits at these Stages are combined using boolean functions 
and multiplexers to get the desired weights. The approaches differ in the selection of the tap positions and in the 
way the bits are combined. 
The pattern generator proposed in (WLEF89] has two disadvantages. Firstly, the possible weights are not 
distributed unifonnly. There are more weights near 0 and near 1 than in the neighborhood of O.S. Secondly, to 
avoid direct dependences the bits used in producing a single weighted bit must be shifted out of the LFSR before 
succeeding weighted bits are created. 
Wcdesigned a serial version of Ihe parallel p:mem generator presented in [Wu87]. The two implemented pattern 
generators are based on modular 32-bit-LFSRs with different primitive feedback polynomials. There are several 
feedback connections between the three tap positions. So Ihe pseudo.random bits at the tap positions are 
practically independenL The weights i.! ..... t are realized by boolean functions and can be selected by a 
multiplexer. The associated RAMs contain sequences of 3-bit-codes that control the multiplexer and detennine 
the weight for each position in the generated pauems and for each set of weights. 
The patlt.m generntor of [BrGK89] does not offer any advantages compared with our design. A greater choice of 
weights does not decrease the test length significantly. Evcn replacing the LFSR by a linear cellular automaton 
with maximum period does not give any benefits. since each cell of such a cellular automata produces (apan 
from a phaseshift) exactly the same pseudo-random bit sequence as a stage of the corresponding LFSR. (For lack 
of space the proof using basic facts of linear algebrn is omitted here.) 
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4. APPLICA nON 
The low-cost test configuration of figure I can be used for the lest of all circuits with a scan path. As an 
example we take the ISCAS'89 benchmark circuit s ll96 of [BrBK89J with 14 primary inputs, 14 primary 
outputs. and a scan path of 18 sLOrage elements. The flTSt step is to calculate the sets of weights for the random 
patlems generated to test the circuit s1196. The resulting 4 sets (using only weights i.!, .... t) and the test 
lengths to get a desired fault coverage of 99.9% are lisled in table 1. 
set I set 2 set 3 set 4 
test len th auems 30145 49073 49073 25313 
weights for the 4,7.6.6.2.3.5, 7.5,6.7.4,1.7. 3.7.7.7.1,4.7. 3.6,7.7.3.3.6. 
rimary inputs 4654742 77122,11 7772662 4.253742 
weights for the scan 7,1,3,1 ,7 ,1,7. 1.1.1,7,7, 1,7. 1.1,1.1,7,1,7, 1,7,7,1,7,1 ,7, 
path elements 7,7,7,1,7,1,1, 7.7,7,1,1,1,1, 1.1,1,1,1,1,1, 7.7,4,1,1,1,1, 
7714 77 1 4 7 1 1 7 7 1,1 6 
Table 1: Sets of weights for the cUcuit s1196 (units of i) 
Then the fault coverage is validated by fault simulation and the signature for the faultless circuit is determined. 
The parameter registers and the RAMs of TESTCHIP arc loaded with the characteristic data of the circuit sll96: 
14 primary inputs, 14 primary outputs, 18 scan path elements and the test lengths and weights of table 1. 
Whereas all these preparations have been done on the PC, now TESTCHIP carries out the test. The test 
execution takes 0.3 s. Afterwards the signature register of TESTCIDP is read and compared to the expected 
signature in order to decide whether the circuit under test is faulty or not. 
s . CONCLUSIONS 
A chip for weighted random pattern generation corresponding 10 multiple sets of weights, test response 
compression, and test control has been designed. Samples of this CMOS-chip have been produced and tested. 
The chip can be used for the test of a wide range of circuits with a scan path. Together with a personal computer 
a complete low-cost test equipment can be buill 
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